跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Fourth generation FemtoClock® Next Generation (NG) technology
  • One LVPECL output pair and one LVDS output pair Each output supports independent frequency selection at 25MHz, 125MHz, 156.25MHz and 312.5MHz
  • Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
  • Accepts input frequencies from 8kHz to 155.52MHz including 8kHz, 1.544MHz, 2.048MHz, 19.44MHz, 25MHz, 77.76MHz, 125MHz and 155.52MHz
  • Attenuates the phase jitter of the input clock by using a low-cost pullable fundamental mode VCXO crystal
  • VCXO PLL bandwidth can be optimized for jitter attenuation and reference tracking using external loop filter connection
  • FemtoClock NG frequency multiplier provides low jitter, high frequency output
  • Absolute pull range: 100ppm
  • FemtoClock NG VCO frequency: 625MHz
  • RMS phase jitter @ 125MHz, using a 25MHz crystal (12kHz '- 20MHz): 0.3ps (typical)
  • 3.3V supply voltage
  • -40°C to 85°C ambient operating temperature
  • Available in lead-free (RoHS 6) package

描述

The 813N252I-04 is a PLL-based synchronous multiplier that is optimized for PDH or SONET to Ethernet clock jitter attenuation and frequency translation. The device contains two internal frequency multiplication stages that are cascaded in series. The first stage is a VCXO PLL that is optimized to provide reference clock jitter attenuation. The second stage is a FemtoClock® NG frequency multiplier that provides the low jitter, high frequency Ethernet output clock that easily meets Gigabit and 10 Gigabit Ethernet jitter requirements. Pre-divider and output divider multiplication ratios are selected using device selection control pins. The multiplication ratios are optimized to support most common clock rates used in PDH, SONET and Ethernet applications. The VCXO requires the use of an external, inexpensive pullable crystal. The VCXO uses external passive loop filter components which allows configuration of the PLL loop bandwidth and damping characteristics. The device is packaged in a space-saving 32-VFQFN package and supports industrial temperature range.

产品参数

属性
Inputs (#)2
Input TypeLVPECL, LVDS, HSTL, SSTL, HCSL
Product CategoryFemtoClock NG, Jitter Attenuators
Output TypeLVPECL, LVDS
Output Voltage (V)3.3
Input Freq (MHz)0.008 - 155.52
Phase Jitter Typ RMS (ps)0.3
Output Freq Range (MHz)25 - 312.5
Core Voltage (V)3.3
Output Banks (#)2
Loop Bandwidth Range (Hz)8 - 75
Xtal Freq (KHz)25000 - 25000
Advanced FeaturesVCXO-based APLL

封装选项

Pkg. TypePkg. Dimensions (mm)Lead Count (#)Pitch (mm)
VFQFPN5.0 x 5.0 x 0.9320.5
Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
813N252BKI-04LFActiveN/AOut of StockVFQFPN32#Tray30490#Yese3 Sn-40 to 85°C
813N252BKI-04LFTActiveN/AOut of StockVFQFPN32#Reel32500#0Yese3 Sn-40 to 85°C
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?