跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • 9 LVHSTL outputs
  • Redundant differential CLK0, nCLK0 and CLK1, nCLK1 inputs
  • CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
  • Maximum output frequency: 500MHz
  • Output skew: 50ps (maximum)
  • Part-to-Part skew: 250ps (maximum)
  • Propagation delay: 1.6ns (maximum)
  • VOH = 1V (maximum)
  • 3.3V core, 1.8V output operating supply voltages
  • -40 °C to 85 °C ambient operating temperature

描述

The 8521I-03 is a low skew, 1-to-9 differential-to-LVHSTL fanout buffer. The device has two selectable clock inputs. Redundant clock pairs, CLK0, nCLK0 and CLK1, nCLK1 can accept most standard differential input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/de-assertion of the clock enable pin.

Guaranteed output skew and part-to-part skew characteristics make the 8521I-03 ideal for today’s most advanced applications, such as IA64 and static RAMs.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
8521AYI-03LNObsoleteN/AIn StockTQFP32#Tray30250#Yese3 Sn-40 to 85°C
8521AYI-03LNTObsoleteN/AOut of StockTQFP32#Reel32000#0Yese3 Sn-40 to 85°C
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?