跳转到主要内容

特性

  • High-speed 4:1 differential multiplexer
  • One differential LVDS output pair
  • Four selectable differential PCLK, nPCLK input pairs
  • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML
  • Maximum output frequency: 2.5GHz
  • Translates any single-ended input signal to LVDS levels with resistor bias on nPCLKx input
  • Additive phase jitter, RMS: 0.147ps (typical)
  • Part-to-Part skew: 300ps (maximum)
  • Propagation delay: 700ps (maximum)
  • Supply voltage range: 3.135V to 3.465V
  • -40 °C to 85 °C ambient operating temperature
  • Available in a lead-free (RoHS 6) package

描述

The 854S054I is a 4:1 differential-to-LVDS clock multiplexer that can operate up to 2.5GHz. The 854S054I has four selectable differential clock inputs. The PCLK, nPCLK input pairs can accept LVPECL, LVDS, or CML levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pull-down resistors. The SEL1 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 00 selects PCLK0, nPCLK0).

产品参数

属性
Function Multiplexer
Outputs (#) 1
Output Type LVDS
Output Freq Range (MHz) 0 - 2500
Input Freq (MHz) 0 - 2500
Inputs (#) 4
Input Type LVPECL, LVDS, CML
Output Banks (#) 1
Core Voltage (V) 3.135
Output Voltage (V) 3.3
Additive Phase Jitter Typ RMS (fs) 147

封装选项

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
TSSOP 5.0 x 4.4 x 1.0 16 0.65

当前筛选条件