跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Integrated SAW delay line
  • Low phase jitter of < 0.5ps RMS, typical (12kHz to 20MHz)
  • Output frequencies of 62.5MHz to 175MHz (Specify VCSO output frequency at time of order)
  • LVPECL clock output (CML and LVDS options available)
  • Reference clock inputs support differential LVDS, LVPECL, as well as single-ended LVCMOS, LVTTL
  • Loss of Reference (LOR) output pin
  • Narrow bandwidth control input (NBW pin)
  • AutoSwitch (AUTO pin) - Automatic (non-revertive) reference clock reselection upon clock failure
  • Acknowledge pin (REF_ACK pin) indicates the actively selected reference input
  • Phase Build-out only upon MUX reselection option (PBOM)
  • Pin-selectable feedback and reference divider ratios
  • Single 3.3V power supply
  • Small 9mm x 9mm surface mount package

描述

The M1033 is a Voltage Controlled SAW Oscillator (VCSO) based clock jitter attenuator PLL designed for clock jitter attenuation and frequency translation. The device is ideal for generating the transmit reference clock for optical network systems supporting up to 2.5Gb data rates. It can serve to jitter attenuate a stratum reference clock or a recovered clock in loop timing mode. The M1033 module includes a proprietary Surface Acoustic Wave (SAW) delay line as part of the VCSO. This results in a high-frequency, high-Q, low phase noise oscillator that assures low intrinsic output jitter.

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
M1033-16-155.5200ObsoleteN/AOut of StockCLCC36#CYesTube
M1033-16-155.5200TObsoleteN/AOut of StockCLCC36#CYesReel
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?