跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community
VCSO Based Frequency Translation PLL with Autoswitch Function

封装信息

Pkg. Type:CLCC
Pkg. Code:CG36
Lead Count (#):36
Pkg. Dimensions (mm):9.0 x 9.0 x 2.8
Pitch (mm):0.6

环境和出口类别

Pb (Lead) FreeYes
Moisture Sensitivity Level (MSL)1
ECCN (US)
HTS (US)

产品属性

Pkg. TypeCLCC
Lead Count (#)36
Pb (Lead) FreeYes
Carrier TypeReel
Common Input Freq (MHz)266.67
Core Voltage (V)3.3
Diff. Input Signaling3.3
Diff. Output Signaling3.3
Divider Value1, 2
Feedback Divider1 - 1, 4 - 4, 8 - 8, 30 - 30, 32 - 32
FunctionFrequency Translation PLL with Autoswitch
I/O Voltage (V)3.3 - 3.3
Input Freq (MHz)250 - 267
Input TypeLVPECL
Inputs (#)2
Length (mm)9
M/R Look-Up TableYes
MOQ500
Moisture Sensitivity Level (MSL)1
Operating Freq533.333
Output Banks (#)1
Output Freq Range (MHz)500 - 534
Output SignalingLVPECL
Output TypeLVPECL
Output Voltage (V)3.3
Outputs (#)2
Package Area (mm²)81
Pb Free Categorye4 Au
Phase Jitter Max RMS (ps)0.5
Phase Jitter Typ RMS (ps)0.25
Pitch (mm)0.6
Pkg. Dimensions (mm)9.0 x 9.0 x 2.8
Qty. per Carrier (#)0
Qty. per Reel (#)500
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Supply Voltage (V)3.3 - 3.3
Tape & ReelYes
Temp. Range (°C)0 to 70°C
Thickness (mm)2.8
Width (mm)9

描述

The M2040 is a Voltage Controlled SAW Oscillator (VCSO) based clock generator PLL designed for clock protection, frequency translation, and jitter attenuation in fault tolerant computing applications. It features dual differential inputs with two modes of input selection: manual and automatic upon clock failure. The clock multiplication ratios and output divider ratio are pin selectable. External loop components allow the tailoring of the PLL loop response.