跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community
3.3 Volt Zero Delay Low Skew Buffer

封装信息

CAD 模型:View CAD Model
Pkg. Type:SOIC
Pkg. Code:DCG16
Lead Count (#):16
Pkg. Dimensions (mm):9.9 x 3.9 x 1.5
Pitch (mm):1.27

环境和出口类别

Moisture Sensitivity Level (MSL)3
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090

产品属性

Lead Count (#)16
Carrier TypeReel
Moisture Sensitivity Level (MSL)3
Pb (Lead) FreeYes
Pb Free Categorye3 Sn
Temp. Range (°C)0 to 70°C
Advanced FeaturesFeedback Input
C-C Jitter Max P-P (ps)100
Core Voltage (V)3.3
Feedback InputYes
Input Freq (MHz)10 - 133
Input TypeLVCMOS
Inputs (#)1
Length (mm)9.9
MOQ2500
Output Banks (#)2
Output Freq Range (MHz)10 - 133
Output Skew (ps)200
Output TypeLVCMOS
Output Voltage (V)3.3
Outputs (#)8
Package Area (mm²)38.6
Period Jitter Typ P-P (ps)130
Pitch (mm)1.27
Pkg. Dimensions (mm)9.9 x 3.9 x 1.5
Pkg. TypeSOIC
Product CategoryZero Delay Buffers
Prog. ClockNo
Qty. per Carrier (#)0
Qty. per Reel (#)2500
Reel Size (in)13
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelYes
Thickness (mm)1.5
Width (mm)3.9

描述

The MK2308 is a low phase noise, high-speed PLL based, 8 output, low skew zero delay buffer. Based on IDT's proprietary low jitter Phase Locked Loop (PLL) techniques, the device provides eight low skew outputs at speeds up to 133 MHz at 3.3 V. The outputs can be generated from the PLL (for zero delay), or directly from the input (for testing), and can be set to tri-state mode or to stop at a low level. For normal operation as a zero delay buffer, any output clock is tied to the FBIN pin.