跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Fully Integrated PLL
  • Up to 200MHz I/O Frequency
  • LVCMOS Outputs
  • Outputs Disable in High Impedance
  • LVPECL Reference Clock Options
  • LQFP Packaging
  • ±50ps Cycle–Cycle Jitter
  • 150ps Output Skews

描述

The MPC961 is a 2.5V or 3.3V compatible, 1:18 PLL based zero delay buffer. With output frequencies of up to 200MHz, output skews of 150ps the device meets the needs of the most demanding clock tree applications.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Core Voltage (V)C-C Jitter Max P-P (ps)Input TypeOutput Voltage (V)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
MPC961PACObsoleteN/AIn StockTQFP32#Tray32.5V, 3.3V15psLVCMOS2.5V, 3.3V0250#Yese3 Sn0 to 70°C
MPC961PACR2ObsoleteN/AIn StockTQFP32#Reel33.3V, 2.5V50psLVPECL3.3V, 2.5V2000#0Yese3 Sn0 to 70°C
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?