特性
- Integrated crystal in the package for board space saving
- Configurable OE pin functions as OE, PD#, PPS, or DFC control function
- Configurable PLL bandwidth/minimizes jitter peaking
- PPS: Proactive Power Saving features save power during the end device power down mode
- PPB: Performance Power Balancing feature allows minimum power consumption based on required performance
- DFC: Dynamic Frequency Control feature allows up to 4 different frequencies to switch dynamically
- Spread spectrum clock support to lower system EMI
- I²C interface
- Supported by Renesas' Timing Commander™ software tool
描述
The 5X35023 VersaClock® programmable clock generator is designed for low-power, consumer, and high-performance PCI Express applications. The device is a three-PLL architecture design, and each PLL is individually programmable and allows for up to five unique frequency outputs.
The 5X35023 has built-in unique features such as Proactive Power Saving (PPS), Performance-Power Balancing (PPB), Overshoot Reduction Technology (ORT), and Extreme Low Power DCO. An internal OTP memory allows the user to store the configuration in the device without programming after power up, then program the 5X35023 again through the I²C interface.
The device has programmable VCO and PLL source selection to allow the user to do power-performance optimization based on the application requirements. It also supports one single-ended output and two pairs of differential outputs that support LVCMOS, LP-HCSL, LVDS, and LVPECL. A low-power 32.768kHz clock is supported with only less than 2μA current consumption for a system RTC reference clock.
产品参数
| 属性 | 值 |
|---|---|
| App Jitter Compliance | PCIe Gen1, PCIe Gen2, PCIe Gen3 |
| Outputs (#) | 5 |
| Output Type | LVCMOS, LVPECL, LP-HCSL, LVDS |
| Output Freq Range (MHz) | 0.032768 - 500 |
| Input Freq (MHz) | 25 - 25 |
| Inputs (#) | 1 |
| Input Type | Crystal (integrated) |
| Output Banks (#) | 3 |
| Core Voltage (V) | 3.3 |
| Output Voltage (V) | 1.8V, 2.5V, 3.3V |
| Phase Jitter Typ RMS (ps) | 1 |
| Prog. Interface | I2C, OTP |
| Spread Spectrum | Yes |
封装选项
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| VFQFPN | 4.0 x 4.0 x 1.5 | 24 | 0.5 |
产品对比
| 5X35023 | 5L35021 | 5L35023 | 5P35023 | |
| Outputs (#) | 5 | 5 | 7 | 7 |
| Output Type | LP-HCSL, LVCMOS, LVDS, LVPECL | LP-HCSL, LVCMOS | LP-HCSL, LVCMOS | LP-HCSL, LVCMOS, LVDS, LVPECL |
| Core Voltage (V) | 3.3 | 1.8 | 1.8 | 3.3 |
| Output Voltage (V) | 1.8, 2.5, 3.3 | 1.8 | 1.8 | 1.8, 2.5, 3.3 |
| Pkg. Dimensions (mm) | 4.0 x 4.0 x 1.5 | 3.0 x 3.0 x 1.0 | 4.0 x 4.0 x 0.9 | 4.0 x 4.0 x 0.9 |
应用方框图
|
|
通用型蓝牙低功耗到达角定位器,用于资产定位追踪
ATLAS 系统通过灵活的功能和连接性,能够实时、高精度地跟踪定位数千种资产。
|
|
|
扫地机器人
这款智能扫地机器人具有环境映射、防跌落、障碍物检测、自动充电、应用程序控制等功能。
|
|
|
具有高速图像处理能力的 RTOS 机器人控制器
RTOS 机器人控制器增强了 AI 的高速图像处理能力,可用于高级机器人。
|
|
|
配备语音与显示界面的智能 HMI 系统
搭载 32 位 MCU 的智能 HMI 系统支持 GUI、语音输入/输出、IoT 连接与快速开发工具。
|
|
|
基于 Mbed 的图像处理系统
基于 Mbed 的系统可通过 AI、IoT 和传感器集成实现智能相机的快速原型设计。
|
|
|
机器人系统的 ROS 本体控制器
集中式 ROS 本体控制器通过标准化控制和高效通信简化了机器人协调工作。
|
|
|
带 DRP 的高速图像处理模块
瑞萨电子 RZ/A2M MPU 模块支持实时图像处理,并以更低的功耗减少了对额外硬件的需求。
|
其他应用
- PCIe Gen 1/2/3 clock generator
- Consumer application crystal replacements
- Smart device, handheld, computing, and consumer applications
筛选
软件与工具
样例程序
模拟模型
A brief introduction to IDT's (acquired by Renesas) VersaClock 3S programmable clock generator IC features, benefits, and applications. These clock timing devices provide an optimal combination of performance, power, and flexibility.
IDT's VersaClock 3S devices meet the performance requirements of widely used standards including PCI Express® Gen 1/2/3. These new devices are ideal for computing systems, digital cameras, IP set-top boxes, home entertainment, audio systems, multi-function printers, IoT gateways, small-business storage, smart devices, medical equipment, and automotive infotainment.
Related Resources
An introduction to the VersaClock 3S development kit, and a step-by-step guide on how to program the device using a PC.
The development kit consists of two boards: the main board is used for evaluating the device (taking measurements, etc.), and also features a USB port for connecting it to the PC. The daughter card that sits on top has a socket and is used for programming additional devices.
Programming the device is fairly straight forward. You connect the board to the PC via USB. You then open up IDT's Timing Commander software and load the appropriate personality file (the one the corresponds to the device you are programming). Once you connect to the board, you can simply type in the desired output frequency, and it will change on the fly. More advanced settings can also be made using the GUI.
Presented by Eddy Van-Keulen, applications engineer at IDT. For more information about IDT's VersaClock products, visit www.IDT.com/go/versaclock.
Related Resources
This video introduces IDT's VersaClock 3S Programmable Clock Generators, known for their innovative power-saving features and compact design that eliminates multiple timing components. Designed for applications in consumer, industrial, computing, and automotive sectors, these devices offer low power consumption and low jitter scalability, meeting PCI Express® Gen 1/2/3 standards.
Key features highlighted include Proactive Power Saving, Performance-Power Balancing, Dynamic Frequency Control, and Overshoot Reduction Technology. The video showcases the VersaClock 3S models, including the 5P35023 with multiple outputs and the 5P35021 with a 32.768KHz clock for RTC reference, supported by IDT's Timing Commander software for easy programming.
The VersaClock 3S devices deliver innovative power-saving features while saving board space by eliminating the need for multiple discrete timing components. Delivering low power and low jitter scalability, the VersaClock 3S devices meet requirements for widely used standards including PCI Express® Gen 1/2/3, and are ideal for consumer, industrial, computing, and automotive applications.
The 5P35023 and 5P35021 chips deliver a unique set of features offering an optimal combination of performance, power, and flexibility.
Resources
IDT provides a brief overview of the timing solutions optimized for various configurations using the NXP (Freescale) QorIQ / Layerscape processors.
Resources
IDT provides a brief tutorial on the timing solutions required for NXP (Freescale) QorIQ / Layerscape processor-based systems.
Presented by Ron Wade, PCI Express timing expert.