概览
描述
The SLG46116 provides a small, low-power component for commonly used mixed-signal functions. The user creates their circuit design by programming the one-time programmable (OTP) non-volatile memory (NVM) to configure the interconnect logic, the I/O pins, and the macrocells of the SLG46116. This highly versatile device allows for a wide variety of mixed-signal functions to be designed within a very small, low-power single integrated circuit.
特性
- Logic and Mixed Signal Circuits
- Highly Versatile Macrocells
- Read Back Protection (Read Lock)
- 1.8V (±5%) to 5V (±10%) Supply
- Operating Temperature Range -40 °C to 85 °C
- Soft-Start 1.25A P-FET Power Switch
- Pb-Free/Halogen-Free/RoHS-compliant
- Macrocells Overview
- Two Analog Comparators (ACMP)
- Voltage References (Vref)
- Four Combinatorial Look-Up Tables (LUTs)
- Two 2-bit LUTs
- Two 3-bit LUTs
- Seven Combination Function Macrocell
- Two Selectable DFF/Latch or 2-bit LUTs
- Two Selectable DFF/Latch or 3-bit LUTs
- One Selectable Pipe Delay or 3-bit LUT
- Pipe Delay - 8 Stage/2 Output
- One Selectable Counter/Delay or 4-bit LUT
- One Programmable Delay/Deglitch Filter
- Three Counter/Delay Generators (CNT/DLY)
- Three 8-bit Counter/Delays with External Clock/Reset
- Four D Flip-Flop/Latches (DFF) (Part of Combination Function Macrocell)
- Pipe Delay - 8 Stage/2 Output (Part of Combination Function Macrocell)
- One Bandgap
- Power-On Reset (POR)
- Trimmed RC Oscillator (RC OSC)
- Soft-Start P-FET Power Switch
- Power Switch IDS: 1.25A
- Slew Rate Control
- VIN: 1.5V to 5.5V
- Low RDSON
- 28.5mΩ at 5.0V
- 36.4mΩ at 3.3V
- 44.3mΩ at 2.5V
- 60.8mΩ at 1.8V
- 77.6mΩ at 1.5V
产品对比
应用
文档
相关文档
请登录后开启订阅
|
|
|
|
|---|---|---|
| 类型 | 文档标题 | 日期 |
| 数据手册 | PDF 1.36 MB | |
| 宣传手册 | PDF 12.71 MB 日本語 | |
| 器件勘误表 | PDF 1.03 MB | |
| 应用说明 | PDF 363 KB | |
| 应用说明 | PDF 255 KB | |
| 应用说明 | PDF 141 KB | |
| 应用说明 | PDF 415 KB | |
| 应用说明 | PDF 414 KB | |
8 项目
|
||
