R-Car V4H 系统评测板套装 / White Hawk
White Hawk 是一款适用于 R-Car V4H 的评估套件，可使用 R-Car V4H 来评估系统并用来开发操作系统、设备驱动器和应用程序。 使用 White Hawk 评估套件可让开发人员高效地执行所需任务，例如评估 R-Car V4H 系统性能，从而大大缩短产品开发的周期...
特色文件:
概览
描述
The 9FGV0841 is an 8-output very low power clock generator for PCIe Gen1–4 applications with integrated output terminations providing Zo=100 Ω. The device has 8 output enables for clock management and supports 2 different spread spectrum levels in addition to spread off.
For information regarding evaluation boards and material, please contact your local IDT sales representative.
特性
- PCIe Gen1–4 compliant
- Integrated terminations provide 100Ω differential Zo: reduced component count and board space
- 1.8V operation: reduced power consumption
- Outputs can optionally be supplied from any voltage between 1.05V and 1.8V: maximum power savings
- OE# pins: support DIF power management
- LP-HCSL differential clock outputs: reduced power and board space
- Programmable slew rate for each output: allows tuning for various line lengths
- Programmable output amplitude: allows tuning for various application environments
- DIF outputs blocked until PLL is locked: clean system start-up
- Selectable 0%, -0.25% or -0.5% spread on DIF outputs: reduces EMI
- External 25MHz crystal; supports tight ppm with 0ppm synthesis error
- Configuration can be accomplished with strapping pins: SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Space-saving 6 × 6 mm 48-VFQFPN; minimal board space
- Selectable SMBus addresses: multiple devices can easily share an SMBus segment
- Available in AEC-Q100 qualified, Grade 2 (-40°C to +105°C) version (wettable flank package)
产品对比
应用
设计和开发
软件与工具
开发板与套件
虚拟仪表和驾驶舱解决方案 R-Car E3 开发板 / Ebisu
R-Car E3 和时钟发生器的组合，优化了虚拟仪表性能，支持集成式驾驶舱的大屏。开发人员可以使用该板子评估 R-Car E3 SoC 以及软硬件解决方案。
高端驾驶舱和信息娱乐系统解决方案 R-Car H3、M3 开发板 / Salvator-XS
R-Car (H3/M3/M3N) SiP 和时钟发生器的组合可提供高效率，支持多种高质量显示输出，用于可扩展的驾驶舱和信息娱乐系统解决方案。
可在云上实验室使用
使用我们基于 PC 的 GUI，无需物理板即可在虚拟实验室中立即开始配置和测试设计
模型
ECAD 模块
点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。
产品选项
当前筛选条件
视频和培训
PCIe Reference Clock Jitter Budgets
Ron Wade, chief PCIe system architect explains the fundamental difference in reference clock jitter budgets between the first three generations of the specification and those of Gen4 and Gen5 which raise new challenges for designers.
Related Resources
Video List
